KamLAND data format provided by the front end electronics Version 2.0

September 10, 2002 Thorsten Stezelberger

1 Introduction

The waveform data of KamLAND has to be stored in a convenient way. This paper shows the preferred format for the front end (FE) design. The format is based on the proposed format of Enomoto Sanshiro from 12 Nov. 1999.

2 Data format

The following picture gives an overview about the planned data format and the location of the data within the data block.

Bit	0			Bit	16		Bit 31
word 0	Trigger	Trigger Misc W		Waveform ID		Time bit 015	
word 1	Time bit 1647						
word 2	Offset		F	Run ID 8		FPGA version	
word 3	Sample 126			Sample 127		 -	
	Sample	Sample 123		Sample 124		Sample 125	_
			-			 	
			1			 	
			1			 	
			-			 	
			1			I I	
			- 1			 	
			i			 	
			1			 	
			- !			 	
						I I I	
			i			 	
			1			l I	
			-			 	
word 44	Sampl	e 3		Sampl	e 4	Sample 5	;
word 45	Sampl	e 0		Sampl	e 1	Sample 2	!
word 46	Run ID 32						
				tost n	attern		
				test p	attern		
word 61							
İ							
word 63							

Figure 1: Data format

The following tables show the data format more detailed.

Bit 04	Trigger information provided by the trigger system
Bit 5	ATWD launch right after "retrigger" time
Bit 6	ATWD launch right after both ATWD were busy
Bit 7	Discriminator fired during ATWD acquisition
Bit 814	Waveform ID (for details see below)
Bit 15	Reserved for future use
Bit 1623	Trigger time stamp bit 07
Bit 2431	Trigger time stamp bit 815

Table 1: Word 0

Bit 8	ATWD A/B (ping/pong)
Bit 912	PMT channel on the FE board
Bit 1314	Gain channel

Table 2: Format of the Waveform ID

Value	Gain
0	High (x20)
1	Medium (x4)
2	Low (x0.5)
3	40MHz system clock

Table 3: Gain channels of the ATWD

Bit 07	Trigger time stamp bit 1623
Bit 815	Trigger time stamp bit 2431
Bit 1623	Trigger time stamp bit 3239
Bit 2431	Trigger time stamp bit 4047

Table 4: Word 1

Bit 07	Offset between Trigger time stamp and ATWD launch
Bit 815	Run ID 8
Bit 1631	Version number of the channel FPGA code

Table 5: Word 2

The next table shows the location of the samples within a 32 bit word. The order of the samples (see figure 1) is due to the design of the digitizer chip (ATWD). A change of the order would increase the FPGA design at the FE and a potential error source.

For the LWords 4 till 45 there are 3 Samples within 1 LWord (see table 6). The first LWord with waveform information (LWord 4) has only two samples (samples 126 and 127).

Bit 09	Samples 0
Bit 1019	Samples 1
Bit 2029	Samples 2

Table 6: Location of samples within a LWord

The LWords 46 to 61 contain a test pattern to make it easier to find front end electronics board problems. This test pattern allows it to find and identify dropped data bits. Table 7 shows the test pattern.

LWord	Pattern (hex)
47	ffffffff
48	0000000
49	5555555
50	aaaaaaaa
51	ffffffff
52	00000000
53	5555555
54	aaaaaaaa
55	ffffffff
56	00000000
57	5555555
58	aaaaaaaa
59	ffffffff
60	00000000
61	5555555

Table 7: Test pattern at the end of the data

Undefined bit are not used and can be used in future or for debug reasons. One should not assume that these bits are always 0 or 1.

3 Revision history

12/11/2000 Changed to 3 samples per LWord.

12/20/2000 Changed to 3 sample data format.

01/12/2001 Change of 3 sample data format (request Enomoto Sanshiro).

01/17/2001 Change of figure 1.

01/04/2002 Test pattern added to waveform; Channel FPGA version added to header; Added Run ID 8 bit

03/06/2002 Added Run ID 32 bit

03/12/2002 Added status bit for launch after retrigger time or both ATWD busy

09/09/2002 Added bit "Discriminator fired during ATWD acquisition"